A review of SPAD array chip design for direct time-of-flight LiDAR

对直接飞行时间激光雷达用SPAD阵列芯片设计进行综述

阅读:3

Abstract

As the requirements of LiDAR for data processing volume, ranging accuracy, and anti-interference capability continue to rise, significant transformations have occurred in recent years in the system architecture, data flow design, and algorithm modules of LiDAR receiver chips. This paper reviews the current design status of direct Time-of-Flight (dToF) ranging sensor chips, focusing on three key aspects for systematic summarization: first, innovations in ranging methods, covering two novel technical schemes, namely histogram-free and variable histogram resolution; second, anti-interference and accuracy optimization, including the chip's suppression of ambient light, mitigation of inter-LiDAR interference, and calibration methods for ranging accuracy; third, comprehensive design optimization of chip Power, Performance, and Area (PPA). Finally, several targeted improvement suggestions are put forward to address existing design bottlenecks, providing references for the subsequent research and development of ToF ranging sensor chips.

特别声明

1、本页面内容包含部分的内容是基于公开信息的合理引用;引用内容仅为补充信息,不代表本站立场。

2、若认为本页面引用内容涉及侵权,请及时与本站联系,我们将第一时间处理。

3、其他媒体/个人如需使用本页面原创内容,需注明“来源:[生知库]”并获得授权;使用引用内容的,需自行联系原作者获得许可。

4、投稿及合作请联系:info@biocloudy.com。