CTE match of copper foil and build-up film/core board in FCBGA substrate reduces warpage

FCBGA基板中铜箔与增材膜/芯板的CTE匹配可减少翘曲

阅读:1

Abstract

The rapid advancement of high-performance computing (HPC) and artificial intelligence (AI) has driven escalating demands for chip performance and integration. As next-generation HPC processors, advanced graphics processing units (GPUs) employ CoWoS-L packaging technology to achieve superior integration and performance. However, substrate warpage in flip-chip ball grid array (FCBGA) packages has emerged as a critical challenge, compromising yield and reliability during packaging processes. In this study, warpage mitigation was investigated by using the Grace T.H.W. Group's proprietary materials, such as laminate substrates, build-up films, glass/quartz fabrics, epoxy resins, and optimized copper foils and fillers. The experimental results demonstrate that these proprietary materials successfully overcome the warpage issue of FCBGA substrates. These materials improve FCBGA reliability, reduce chip failure risk, and ensure overall system safety, particularly for GPU-dependent applications such as autonomous vehicles and AI robotics, for which computational integrity is essential. The correlation between the coefficient of thermal expansion (CTE) for FCBGA substrate materials and warpage behaviour was determined. Experiments confirmed that aligning the XY-CTE of build-up films and core boards with copper foils (18 ppm/°C), rather than conventional chip-centric matching (5 ppm/°C), reduced FCBGA substrate warpage by 92%. This approach markedly improved the reliability of large-scale integrated chips (LSIs), such as in ASICs, CPUs, and high-end GPUs.

特别声明

1、本页面内容包含部分的内容是基于公开信息的合理引用;引用内容仅为补充信息,不代表本站立场。

2、若认为本页面引用内容涉及侵权,请及时与本站联系,我们将第一时间处理。

3、其他媒体/个人如需使用本页面原创内容,需注明“来源:[生知库]”并获得授权;使用引用内容的,需自行联系原作者获得许可。

4、投稿及合作请联系:info@biocloudy.com。