Hardware Implementation of On-Chip Hebbian Learning Through Integrated Neuromorphic Architecture

基于集成神经形态架构的片上赫布学习硬件实现

阅读:2

Abstract

The von Neumann bottleneck and growing energy demands of conventional computing systems require innovative architectural solutions. Although neuromorphic computing is a promising alternative, implementing efficient on-chip learning mechanisms remains a fundamental challenge. Herein, a novel artificial neural platform is presented that integrates three synergistic components: modulation-optimized presynaptic transistors, threshold switching memristor-based neurons, and adaptive feedback synapses. The platform demonstrates real-time synaptic weight modification through correlation-based learning, effectively implementing Hebbian principles in hardware without requiring extensive peripheral circuitry. Stable device operation and successful implementation of local learning rules are confirmed by systematically characterizing a 6 × 6 array configuration. The experimental results demonstrate a correlation between input-output signals and subsequent weight modifications, establishing a viable pathway toward hardware implementation of Hebbian learning in neuromorphic systems.

特别声明

1、本页面内容包含部分的内容是基于公开信息的合理引用;引用内容仅为补充信息,不代表本站立场。

2、若认为本页面引用内容涉及侵权,请及时与本站联系,我们将第一时间处理。

3、其他媒体/个人如需使用本页面原创内容,需注明“来源:[生知库]”并获得授权;使用引用内容的,需自行联系原作者获得许可。

4、投稿及合作请联系:info@biocloudy.com。