Design Considerations for a 120 GHz MIMO Sparse Radar Array Based on SISO Integrated Circuits

基于SISO集成电路的120GHz MIMO稀疏雷达阵列的设计考虑因素

阅读:1

Abstract

This study aims to illustrate the main aspects of designing a modular 120 GHz Multiple-Input Multiple-Output (MIMO) sparse radar array (SRA) composed of multiple Single-Input Single-Output (SISO) Integrated Circuits (ICs). Although the scientific literature reports on 120 GHz integrated circuit prototypes, to the authors' best knowledge, there are no commercial MIMO radars composed of multiple SISO ICs operating in the D-band spectrum. The design involves many challenges; indeed, the necessity to combine multiple chips with fixed dimensions and the presence of transmitting and receiving antennas on chips add many constraints for the antenna placement and, consequently, for the virtual array design. As an example, the minimum distance between the antennas must be at least equal to the chip width, which is in turn higher than half a wavelength and renders the array into a sparse configuration, thus raising many concerns regarding fixing the optimum inter-chip distance. Thus, this contribution can be considered as pioneering, being focused on the emerging concept of designing D-band MIMO radars by exploiting a modular approach.

特别声明

1、本页面内容包含部分的内容是基于公开信息的合理引用;引用内容仅为补充信息,不代表本站立场。

2、若认为本页面引用内容涉及侵权,请及时与本站联系,我们将第一时间处理。

3、其他媒体/个人如需使用本页面原创内容,需注明“来源:[生知库]”并获得授权;使用引用内容的,需自行联系原作者获得许可。

4、投稿及合作请联系:info@biocloudy.com。