Influence of the Si-Layer Thickness on the Structural, Compositional and Resistive Switching Properties of SiO(2)/Si/SiO(2) Stack Layers for Resistive Switching Memories

硅层厚度对SiO(2)/Si/SiO(2)堆叠层电阻式存储器的结构、成分和电阻开关特性的影响

阅读:1

Abstract

This work focuses on developing resistive switching (RS) devices using thermally annealed (TA) SiO(2)/Si multilayers (ML). Three SiO(2)/Si bilayers were deposited with an additional 10 nm SiO(2) layer as a dielectric barrier layer on top of the ML. The SiO(2) layers were 6 nm thick, while the thickness of the Si layers varied from 2, 4, and 6 nm, and were labeled as ML-62, ML-64, and ML-66, respectively. X-ray photoelectron spectroscopy analysis revealed well-defined ML structures before TA. However, after TA, samples ML-64 and ML-62 showed discontinuities due to diffusion between neighboring Si layers, increasing the dimensions of the Si-rich regions. In fact, the concentration of elemental Si (Si(0)) within the intermediate Si layer increases as the Si layer becomes thinner. Consequently, the size of Si-nanocrystals, created after TA, increases from 6 to 8.5 nm for ML-66 to ML-62, as confirmed by Raman and transmission electron microscopy analysis. The composition discontinuities and loss of the ML structure resulted in erratic electrical behavior, with an electroforming (EF) voltage as high as -14 V in sample ML-62. For the ML-66, which retained the ML structure, the EF voltage was reduced to -4 V, showing SET/RESET values of around ±3 V and stable electrical behavior, with an ON/OFF ratio of up to seven orders of magnitude. This demonstrates the importance of the ML design in the operation of RS devices.

特别声明

1、本页面内容包含部分的内容是基于公开信息的合理引用;引用内容仅为补充信息,不代表本站立场。

2、若认为本页面引用内容涉及侵权,请及时与本站联系,我们将第一时间处理。

3、其他媒体/个人如需使用本页面原创内容,需注明“来源:[生知库]”并获得授权;使用引用内容的,需自行联系原作者获得许可。

4、投稿及合作请联系:info@biocloudy.com。